

Compal Confidential

CML-H MB Schematic Document


LA-J561P

Rev: 1.0

2020.02.26

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2020/7/31	Deciphered Date		2020/7/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		Cover Sheet	
Size Custom		Document Number			Rev 0.2
Date: Wednesday, February 26, 2020		Sheet 1 of 100			

Comet Lake H Block Diagram



Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID /PCB Revision	Rb	V _{AD_BTD} min	V _{AD_BTD} TYP	V _{AD_BTD} Max	EC AD3
0→0.1	0		0 V	0.300 V	0x00 - 0x13
1→0.2	12K +/- 1%	0.347 V	0.354 V	0.36 V	0x14 - 0x1E
2→0.3	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25
3→0.4	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30
4→0.5	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A
5→0.6	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
6→0.7	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
7→0.8	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
8→0.9	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
9→1.0	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87
10→1.1	130K +/- 1%	1.84 V	1.865 V	1.881 V	0x88 - 0x96
11→1.2	160K +/- 1%	2.015 V	2.03 V	2.046 V	0x97 - 0xA4
12→1.3	200K +/- 1%	2.185 V	2.20 V	2.215 V	0xA5 - 0xAF
13→1.4	240K +/- 1%	2.316 V	2.33 V	2.343 V	0xB0 - 0xB7
14→1.5	270K +/- 1%	2.395 V	2.408 V	2.421 V	0xB8 - 0xBF
15→1.6	330K +/- 1%	2.521 V	2.533 V	2.544 V	0xC0 - 0xC9
16→1.7	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA - 0xD4
17→1.8	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD
18→1.9	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0
19→2.0	NC	3.000 V	3.000 V		0xF1 - 0xFF

BOM Structure Table (1/2)

Function	Stuff	Note
Unit SKU	UMA@ DIS@	
Project SKU	15@ 17@	
CFL-H SKU	CPU1@ CPU2@ CPU3@	i5-9400H-R1 i9-9880H-R1 i9-9980HK-R1
DGPU SKU	N18G0@ N18G1@ N18G2@ N18G3@	
PCH SKU HM370	PCH1@	HM370 QNYF
N18 x SKU	GPU1@ GPU2@ GPU3@ GPU4@	1660Ti-G0-R1 2060-G1-R1 2070-G2-R1 2080-G3-R1
VRAM 6G	M6G@ S6G@	X7685138L01 X7685138L02
VRAM 8G	M8G@ S8G@	X7685138L03 X7685138L04
Intel RTD3	RTD3@ NORTD3@ ESPI@ LPC@ CMC@	
Debug	GSYNC@ NOGSYNC@	
Panel SKU	TBT@ CNVI@	
LAN Mode	8111H_SW@ 8111H_LDO@	
FIN FPC	FIN1@ FIN2@	IT8296 Control
OVRM	ON@ UPI@	NCP45491 US5650PQKI
ME Connector	ME@	
EMI Components	EMI@	@EMI@
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@

HSIO Port Table(PCH) HM470

HSIO Port	Capable	USB3.0	PCIE	SATA	Device	PCIE CLK&CLKREQ	NOTE
0	USB3.1_1(OTG)	1			USB3.1 PORT 1		Left Back
1	USB3.1_2	2			USB3.1 PORT 2		Right Back
2	USB3.1_3	3			USB3.1 PORT 3		Right Fornt
3	USB3.1_4	4			USB3.1 PORT 4		Left Fornt
4	USB3.0_5	5					
5	USB3.0_6	6					
6	USB3.0_7	7					
7	USB3.0_8	8					
8							
9							
10							
11							
12							
13							
14	PCIE_9 / GbE		9				
15	PCIE_10		10				
16	PCIE_11 / SATA_0A		11	0	NGFF SSD2	CLK5 & CLKREQ#5	
17	PCIE_12 / GbE / SATA_1A		12	1			
18	PCIE_13 / GbE / SATA_0B		13	0	HDD		
19	PCIE_14 / SATA_1B		14	1	LAN	CLK2 & CLKREQ#2	
20	PCIE_15		15	2	WLAN+BT NGFF	CLK3 & CLKREQ#3	
21	PCIE_16		16	3			
22	PCIE_17 / SATA_4		17	4			
23	PCIE_18 / SATA_5		18	5	Thunderbolt Intel Titan Ridge SP	CLK0 & CLKREQ#0	
24	PCIE_19		19				
25	PCIE_20		20				
26	PCIE_21		21				
27	PCIE_22		22				
28	PCIE_23		23				
29	PCIE_24		24		NGFF SSD1	CLK1 & CLKREQ#1	

HSIO Port Table(CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & CLKREQ#4	
DDI1	NA		NA
DDI2	NA		NA
DDI3	NA		NA
eDP	Embedded Display		EDP_HP

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 PORT 2
2	USB3.1 PORT 1
3	USB3.1 PORT 3
4	LED Controller IT8296
5	TBT TYPE-C
6	Camera
7	DP TYPE-C
8	
9	
10	
11	
12	
13	
14	WLAN+BT NGFF

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM3	0X52	0XA4	0XA3
PCH_SML0CLK PCH_SML0DATA	+3VS	NA			
PCH_SML1CLK PCH_SML1DATA	+3VS	EC	TBC	TBC	TBC

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1 EC_SMB_CK1 EC_SMB_DA1	+3VLP_EC	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		TBT	Reserved	TBC	TBC
SMBUS Port2 EC_SMB_CK2 EC_SMB_DA2	+3VS				
		PCH	TBC		
		GPU	0x9E/0x9F	TBC	TBC
		Type-C PS8812			
		THERMAL	0x4D	0x9A	0x9B
		USB3.1 re-driver	0x29	0x52	0x53
SMBUS Port4 EC_SMB_CK4 EC_SMB_DA4	+3VS	KB/LED Controller	0x1F	0x3E	0x3F
			TBC		


I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3VS	EC KB9542	TBC	TBC	TBC
I2C_1_SCL I2C_1_SDA	+3VS	Touch Pad	0x15	TBC	TBC


Voltage Rails

Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.0VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VDDQ	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	System +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM_GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW 1 ways power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH components	ON	ON	ON	ON*	ON
+3VALW_DS	+3VALW power for PCH DS components	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for power plane	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF




COMPAL Confidential - Lenovo review only



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	CFL-H(1/8)DDI/eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	6 of 100
				Rev	1.0


<22> DDR_A_D[0..63]




Security Classification		Compal Secret Data		Compal Electronics, Inc. CFL-H(2/8)DIMMA	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date: Wednesday, February 26, 2020	Rev 1.0 Sheet 7 of 100

To DGPU
(reversed)

To DGPU
(reversed)




+0.95VS_VCCIO










To PCH









To PCH



CML_HIP_EXT
3 OF 13



571391_CFL_R_PDG_Rev0p5
1. The total length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
2. Route the Alert signal between the Clock and the Data signals.
3. Place those resistors close CPU side.



TMS/TDI pin CPU on-die termination
Place to PCH side






Table 2-13. PCI Express* Bifurcation and Lane Reversal Mapping


Bifurcation	Link Width			CFG Signals			Lanes																
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1x16	x16	N/A	N/A	1	1	1	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3	
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0	

The CFG signals have a default value of '1' if not terminated on the board.
CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted.
1 = (Default) Normal Operation;
0 = Stall.
CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
1 = Normal operation
0 = Lane numbers reversed.
CFG[4]: eDP enable:
1 = Disabled.
0 = Enabled.
CFG[6:5]: PCI Express* Bifurcation:
00 = 1 x8, 2 x4 PCI Express*
01 = reserved
10 = 2 x8 PCI Express*
11 = 1 x16 PCI Express*
CFG[7]: PEG Training:
1 = (default) PEG Train immediately following RESET# de assertion.
0 = PEG Wait for BIOS for training.
*CFG Pin Use CMC debug on DDX03 R02 Schematic.



GT
32000mA (Hexa Core GT2)

128000mA (Hexa Core GT2)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	CFL-H(6/8)VCC CORE/GT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	11 of 100
				Rev	1.0

UC1F			
A10	VSS_1	VSS_82	AK4
A12	VSS_2	VSS_83	AL10
A16	VSS_3	VSS_84	AL12
A18	VSS_4	VSS_85	AL14
A20	VSS_5	VSS_86	AL33
A22	VSS_6	VSS_87	AL34
A24	VSS_7	VSS_88	AL4
A26	VSS_8	VSS_89	AL7
A28	VSS_9	VSS_90	AL9
A30	VSS_10	VSS_91	AM1
A6	VSS_11	VSS_92	AM12
A9	VSS_12	VSS_93	AM2
AA12	VSS_13	VSS_94	AM3
AA29	VSS_14	VSS_95	AM37
AA30	VSS_15	VSS_96	AM38
AB33	VSS_16	VSS_97	AM4
AB34	VSS_17	VSS_98	AM5
AB6	VSS_18	VSS_99	AN12
AC1	VSS_19	VSS_100	AN29
AC12	VSS_20	VSS_101	AN30
AC2	VSS_21	VSS_102	AN6
AC3	VSS_22	VSS_103	AP10
AC37	VSS_23	VSS_104	AP11
AC38	VSS_24	VSS_105	AP12
AC4	VSS_25	VSS_106	AP33
AC5	VSS_26	VSS_107	AP34
AC6	VSS_27	VSS_108	AP8
AD10	VSS_28	VSS_109	AP9
AD11	VSS_29	VSS_110	AR1
AD12	VSS_30	VSS_111	AR13
AD29	VSS_31	VSS_112	AR14
AD30	VSS_32	VSS_113	AR2
AD6	VSS_33	VSS_114	AR29
AD8	VSS_34	VSS_115	AR3
AD9	VSS_35	VSS_116	AR30
AE33	VSS_36	VSS_117	AR31
AE34	VSS_37	VSS_118	AR32
AE6	VSS_38	VSS_119	AR33
AF1	VSS_39	VSS_120	AR34
AF12	VSS_40	VSS_121	AR35
AF13	VSS_41	VSS_122	AR36
AF14	VSS_42	VSS_123	AR37
AF2	VSS_43	VSS_124	AR38
AF3	VSS_44	VSS_125	AR4
AF4	VSS_45	VSS_126	AR5
AG10	VSS_46	VSS_127	AT29
AG11	VSS_47	VSS_128	AT30
AG13	VSS_48	VSS_129	AT6
AG29	VSS_49	VSS_130	AU10
AG30	VSS_50	VSS_131	AU11
AG6	VSS_51	VSS_132	AU12
AG7	VSS_52	VSS_133	AU33
AG8	VSS_53	VSS_134	AU34
AH12	VSS_54	VSS_135	AU6
AH33	VSS_55	VSS_136	AU7
AH34	VSS_56	VSS_137	AU8
AH35	VSS_57	VSS_138	AU9
AH36	VSS_58	VSS_139	AV37
AH6	VSS_59	VSS_140	AV38
AJ1	VSS_60	VSS_141	AW1
AJ13	VSS_61	VSS_142	AW12
AJ2	VSS_62	VSS_143	AW2
AJ3	VSS_63	VSS_144	AW29
AJ37	VSS_64	VSS_145	AW3
AJ38	VSS_65	VSS_146	AW30
AJ4	VSS_66	VSS_147	AW4
AJ5	VSS_67	VSS_148	W12
AJ6	VSS_68	VSS_149	V29
W4	VSS_69	VSS_150	V30
W5	VSS_70	VSS_151	A14
Y10	VSS_71	VSS_152	AD7
Y11	VSS_72	VSS_153	W6
Y13	VSS_73	VSS_154	W1
Y14	VSS_74	VSS_155	W12
Y37	VSS_75	VSS_156	W2
Y38	VSS_76	VSS_157	W3
Y7	VSS_77	VSS_158	W33
Y8	VSS_78	VSS_159	W34
Y9	VSS_79	VSS_160	
AK29	VSS_80	VSS_161	
AK30	VSS_81	VSS_162	

6 OF 13

CML_H_IP_EXT

@

UC1G			
AW5	VSS_163	VSS_244	BJ15
AY12	VSS_164	VSS_245	BJ18
AY33	VSS_165	VSS_246	BJ22
AY34	VSS_166	VSS_247	BJ25
B9	VSS_167	VSS_248	BJ29
BA10	VSS_168	VSS_249	BJ30
BA11	VSS_169	VSS_250	BJ31
BA12	VSS_170	VSS_251	BJ32
BA37	VSS_171	VSS_252	BJ33
BA38	VSS_172	VSS_253	BK22
BA6	VSS_173	VSS_254	BK25
BA7	VSS_174	VSS_255	BK29
BA8	VSS_175	VSS_256	BK6
BA9	VSS_176	VSS_257	BK13
BB1	VSS_177	VSS_258	BK15
BB12	VSS_178	VSS_259	BK18
BB2	VSS_179	VSS_260	BK22
BB29	VSS_180	VSS_261	BK25
BB3	VSS_181	VSS_262	BK29
BB37	VSS_182	VSS_263	BL13
BB38	VSS_183	VSS_264	BL14
BB6	VSS_184	VSS_265	BL18
BB7	VSS_185	VSS_266	BL19
BC13	VSS_186	VSS_267	BL20
BC14	VSS_187	VSS_268	BL21
BC33	VSS_188	VSS_269	BL22
BC34	VSS_189	VSS_270	BL29
BC6	VSS_190	VSS_271	BL3
BD10	VSS_191	VSS_272	BL6
BD11	VSS_192	VSS_273	BL11
BD12	VSS_193	VSS_274	BL12
BD37	VSS_194	VSS_275	BL13
BD6	VSS_195	VSS_276	BL14
BD7	VSS_196	VSS_277	BL18
BD8	VSS_197	VSS_278	BL19
BD9	VSS_198	VSS_279	BL20
BE1	VSS_199	VSS_280	BL21
BE2	VSS_200	VSS_281	BL22
BE29	VSS_201	VSS_282	BL29
BE3	VSS_202	VSS_283	BL3
BE33	VSS_203	VSS_284	BL6
BE34	VSS_204	VSS_285	BL11
BE4	VSS_205	VSS_286	BL12
BE5	VSS_206	VSS_287	BL13
BE6	VSS_207	VSS_288	BL14
BF12	VSS_208	VSS_289	BL18
BF33	VSS_209	VSS_290	BL19
BF34	VSS_210	VSS_291	BL20
BF6	VSS_211	VSS_292	BL21
BG12	VSS_212	VSS_293	BL22
BG13	VSS_213	VSS_294	BL29
BG14	VSS_214	VSS_295	BL3
BG37	VSS_215	VSS_296	BL6
BG38	VSS_216	VSS_297	BL11
BG6	VSS_217	VSS_298	BL12
BH1	VSS_218	VSS_299	BL13
BH10	VSS_219	VSS_300	BL14
BH11	VSS_220	VSS_301	BL18
BH12	VSS_221	VSS_302	BL19
BH14	VSS_222	VSS_303	BL20
BH2	VSS_223	VSS_304	BL21
BH3	VSS_224	VSS_305	BL22
BH4	VSS_225	VSS_306	BL29
BH5	VSS_226	VSS_307	BL3
BH7	VSS_227	VSS_308	BL6
BH8	VSS_228	VSS_309	BL11
BH9	VSS_229	VSS_310	BL12
W3	VSS_230	VSS_311	BL13
W6	VSS_231	VSS_312	BL14
T3	VSS_232	VSS_313	BL18
T34	VSS_233	VSS_314	BL19
T4	VSS_234	VSS_315	BL20
T5	VSS_235	VSS_316	BL21
T7	VSS_236	VSS_317	BL22
T8	VSS_237	VSS_318	BL29
T9	VSS_238	VSS_319	BL3
U37	VSS_239	VSS_320	BL6
U38	VSS_240	VSS_321	BL11
U39	VSS_241	VSS_322	BL12
BJ12	VSS_242	VSS_323	BL13
BJ14	VSS_243	VSS_324	BL14

7 OF 13

CML_H_IP_EXT


@

UC1H			
BN4	VSS_325	VSS_409	F15
BN7	VSS_326	VSS_410	F19
BP12	VSS_327	VSS_411	F2
BP14	VSS_328	VSS_412	F21
BP18	VSS_329	VSS_413	F23
BP21	VSS_330	VSS_414	F25
BP24	VSS_331	VSS_415	F27
BP25	VSS_332	VSS_416	F29
BP26	VSS_333	VSS_417	F3
BP29	VSS_334	VSS_418	F31
BP33	VSS_335	VSS_419	F36
BP34	VSS_336	VSS_420	F4
BP7	VSS_337	VSS_421	F5
BR12	VSS_338	VSS_422	F8
BR14	VSS_339	VSS_423	F9
BR18	VSS_340	VSS_424	G10
BR21	VSS_341	VSS_425	G12
BR24	VSS_342	VSS_426	G14
BR25	VSS_343	VSS_427	G16
BR26	VSS_344	VSS_428	G18
BR29	VSS_345	VSS_429	G20
BR34	VSS_346	VSS_430	G22
BR36	VSS_347	VSS_431	G24
BR7	VSS_348	VSS_432	G26
BT12	VSS_349	VSS_433	G28
BT14	VSS_350	VSS_434	G28
BT18	VSS_351	VSS_435	G4
BT21	VSS_352	VSS_436	G5
BT24	VSS_353	VSS_437	G6
BT26	VSS_354	VSS_438	G8
BT29	VSS_355	VSS_439	G9
BT32	VSS_356	VSS_440	H11
BT5	VSS_357	VSS_441	H12
C11	VSS_358	VSS_442	H18
C13	VSS_359	VSS_443	H22
C15	VSS_360	VSS_444	H25
C17	VSS_361	VSS_445	H32
C21	VSS_362	VSS_446	H35
C22	VSS_363	VSS_447	J10
C23	VSS_364	VSS_448	J18
C24	VSS_365	VSS_449	J22
C25	VSS_366	VSS_450	J26
C26	VSS_367	VSS_451	J32
C27	VSS_368	VSS_452	J36
C28	VSS_369	VSS_453	J4
C8	VSS_370	VSS_454	J7
C9	VSS_371	VSS_455	K1
D10	VSS_372	VSS_456	K2
D12	VSS_373	VSS_457	K3
D14	VSS_374	VSS_458	K4
D16	VSS_375	VSS_459	K5
D18	VSS_376	VSS_460	K6
D20	VSS_377	VSS_461	K7
D22	VSS_378	VSS_462	K8
D24	VSS_379	VSS_463	K9
D26	VSS_380	VSS_464	L29
D28	VSS_381	VSS_465	L30
D3	VSS_382	VSS_466	L33
D30	VSS_383	VSS_467	L34
D33	VSS_384	VSS_468	M12
D6	VSS_385	VSS_469	M13
D8	VSS_386	VSS_470	M10
E34	VSS_387	VSS_471	M11
E35	VSS_388	VSS_472	M12
E38	VSS_389	VSS_473	M13
E4	VSS_390	VSS_474	N10
E9	VSS_391	VSS_475	N11
N3	VSS_392	VSS_476	N12
N6	VSS_393	VSS_477	N2
N34	VSS_394	VSS_478	N3
N4	VSS_395	VSS_479	N4
N5	VSS_396	VSS_480	N5
N6	VSS_397	VSS_481	N6
N7	VSS_398	VSS_482	N7
N8	VSS_399	VSS_483	N8
N9	VSS_400	VSS_484	N9
P12	VSS_401	VSS_485	N10
P37	VSS_402	VSS_486	N11
P38	VSS_403	VSS_487	N12
M14	VSS_404	VSS_488	N13
M6	VSS_405	VSS_489	N14
N1	VSS_406	VSS_490	N15
F11	VSS_407	VSS_491	N16
F13	VSS_408	VSS_492	N17




















8 OF 13

CML_H_IP_EXT


@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	CFL-H(8/8)GND/RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J561P
				Date	Wednesday, February 26, 2020
				Sheet	13 of 100
				Rev	1.0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(2/8)CLK/CNV/SD	
Size	Custom	Document Number	LA-J561P	Rev	
Date	Wednesday, February 26, 2020	Sheet	15	of 100	



From SOC

From EC

SPI ROM 16M Byte





<41> EDP_HPD_CPU

EDP_HPD_CPU


RV1 100K 0402 5%

10P 0402 50V8J1 @RF@ 2 CH5 PCH_SPI_0_CLK


From RF Team Request




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PCH(3/8)DDC/SPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0	
Custom	LA-J561P				
Date:	Wednesday, February 26, 2020	Sheet	16	of 100	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PCIE/SATA/USB3/eSPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-J561P	Rev	1.0
Date	Wednesday, February 26, 2020	Sheet	17	of	100



Security Classification	Compal Secret Data			Compal Electronics, Inc. PCH(5/8)PMU/HDA/SMBUS/DMIC		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-J561P	1.0
				Date:	Wednesday, February 26, 2020	Sheet 18 of 100








GPIO Group	Voltage
GPPA	LPC: 3.3V eSPI: 1.8V ★
GPPB	3.3V
GPPE	1.8V for SOC_DMIC 3.3V for TR_DMIC ★
GPPF	3.3V
GPPG	3.3V
GPPH	3.3V
GPPJ	3.3V Only
GPD	1.8V Only
	3.3V Only

Security Classification	Compal Secret Data		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, February 26, 2020				Sheet 20 of 100

Compal Electronics, Inc.

PCH(7/8)Power


LA-J561P




BOT REVERSE TYPE (4 mm)

Compal Electronics, Inc.			
Title	DDRIV_CHA: DIMM0		
Size	Document Number		Rev
	LA-J561P		1.0
Date:	Wednesday, February 26, 2020	Sheet	22 of 100


The schematic diagram shows the signal path for DSGPU_FEX_RST#. The input is DSGPU_HOLD_RST#, which is connected to a resistor R01 (10k_0201_5%) and a buffer (16V_A0N1). The output of the buffer is connected to a resistor R02 (10k_0201_5%) and another buffer (16V_A0N1). The output of this second buffer is connected to a resistor R03 (10k_0201_5%) and a third buffer (16V_A0N1). The output of the third buffer is the DSGPU_FEX_RST# signal. The signal also passes through a resistor R03 (10k_0201_5%) and a buffer (16V_A0N1) to the DSGPU_FEX_RST# output.




Security Classification	Compel Sec		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	2020/7/31
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF CAPITAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE REPRODUCED, COPIED, TRANSMITTED, OR OTHERWISE DISCLOSED TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF CAPITAL ELECTRONICS, INC. ANY UNAUTHORIZED DISCLOSURE OF THIS INFORMATION TO ANY OTHER PERSON IS STRICTLY PROHIBITED.			11a 11b 11c 11d 11e 11f 11g 11h 11i 11j 11k 11l 11m 11n 11o 11p 11q 11r 11s 11t 11u 11v 11w 11x 11y 11z 11aa 11ab 11ac 11ad 11ae 11af 11ag 11ah 11ai 11aj 11ak 11al 11am 11an 11ao 11ap 11aq 11ar 11as 11at 11au 11av 11aw 11ax 11ay 11az 11ba 11bb 11bc 11bd 11be 11bf 11bg 11bh 11bi 11bj 11bk 11bl 11bm 11bn 11bo 11bp 11bq 11br 11bs 11bt 11bu 11bv 11bw 11bx 11by 11bz 11ca 11cb 11cc 11cd 11ce 11cf 11cg 11ch 11ci 11cj 11ck 11cl 11cm 11cn 11co 11cp 11cq 11cr 11cs 11ct 11cu 11cv 11cw 11cx 11cy 11cz 11da 11db 11dc 11dd 11de 11df 11dg 11dh 11di 11dj 11dk 11dl 11dm 11dn 11do 11dp 11dq 11dr 11ds 11dt 11du 11dv 11dw 11dx 11dy 11dz 11ea 11eb 11ec 11ed 11ee 11ef 11eg 11eh 11ei 11ej 11ek 11el 11em 11en 11eo 11ep 11eq 11er 11es 11et 11eu 11ev 11ew 11ex 11ey 11ez 11fa 11fb 11fc 11fd 11fe 11ff 11fg 11fh 11fi 11fj 11fk 11fl 11fm 11fn 11fo 11fp 11fq 11fr 11fs 11ft 11fu 11fv 11fw 11fx 11fy 11fz 11ga 11gb 11gc 11gd 11ge 11gf 11gg 11gh 11gi 11gj 11gk 11gl 11gm 11gn 11go 11gp 11gq 11gr 11gs 11gt 11gu 11gv 11gw 11gx 11gy 11gz 11ha 11hb 11hc 11hd 11he 11hf 11hg 11hh 11hi 11hj 11hk 11hl 11hm 11hn 11ho 11hp 11hq 11hr 11hs 11ht 11hu 11hv 11hw 11hx 11hy 11hz 11ia 11ib 11ic 11id 11ie 11if 11ig 11ih 11ii 11ij 11ik 11il 11im 11in 11io 11ip 11iq 11ir 11is 11it 11iu 11iv 11iw 11ix 11iy 11iz 11ja 11jb 11jc 11jd 11je 11jf 11jg 11jh 11ji 11jj 11jk 11jl 11jm 11jn 11jo 11jp 11jq 11jr 11js 11jt 11ju 11jv 11jw 11jx 11jy 11jz 11ka 11kb 11kc 11kd 11ke 11kf 11kg 11kh 11ki 11kj 11kl 11km 11kn 11ko 11kp 11kq 11kr 11ks 11kt 11ku 11kv 11kw 11kx 11ky 11kz 11la 11lb 11lc 11ld 11le 11lf 11lg 11lh 11li 11lj 11lk 11ll 11lm 11ln 11lo 11lp 11lq 11lr 11ls 11lt 11lu 11lv 11lw 11lx 11ly 11lz 11ma 11mb 11mc 11md 11me 11mf 11mg 11mh 11mi 11mj 11mk 11ml 11mm 11mn 11mo 11mp 11mq 11mr 11ms 11mt 11mu 11mv 11mw 11mx 11my 11mz 11na 11nb 11nc 11nd 11ne 11nf 11ng 11nh 11ni 11nj 11nk 11nl 11nm 11nn 11no 11np 11nq 11nr 11ns 11nt 11nu 11nv 11nw 11nx 11ny 11nz 11oa 11ob 11oc 11od 11oe 11of 11og 11oh 11oi 11oj 11ok 11ol 11om 11on 11oo 11op 11oq 11or 11os 11ot 11ou 11ov 11ow 11ox 11oy 11oz 11pa 11pb 11pc 11pd 11pe 11pf 11pg 11ph 11pi 11pj 11pk 11pl 11pm 11pn 11po 11pp 11pq 11pr 11ps 11pt 11pu 11pv 11pw 11px 11py 11pz 11qa 11qb 11qc 11qd 11qe 11qf 11qg 11qh 11qi 11qj 11qk 11ql 11qm 11qn 11qo 11qp 11qq 11qr 11qs 11qt 11qu 11qv 11qw 11qx 11qy 11qz 11ra 11rb 11rc 11rd 11re 11rf 11rg 11rh 11ri 11rj 11rk 11rl 11	




Security Classification	Secret Data	Compal Electronics, Inc.	
Issued Date	2020/7/31	Revised Date	2020/7/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE PERSON OR PERSONS TO WHOM IT IS LOANED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN AUTHORIZATION BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	N18E(7/9) GND
		Date	2020/7/31
		Doc Number	A-1561P
		Rev	1.0
		Printed Date	2020/7/31 10:08
		Sheet	98 of 100





FBVDDQ_GPU



Place under GPU

0.47UF_0201 X 48 pcs

10UF_0603 X 8 pcs

Place near GPU

22UF_0603 X 9 pcs

10UF_0603 X 4 pcs

330UF_B2 X 2 pcs

330UF_D3 X 1 pcs

Security Classification		Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Supersedes Date	2020/7/31	Title	GPU Decoupling_1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN PERMISSION FROM COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-J561P	Rev 1.0
				Date	Wednesday, February 26, 2020
				Sheet	39 of 100





Figure 5.6 Power-Up Sequence




Figure 5.7 Power-Down Sequence




Figure 6.12 GC6 2.1 Entry/Exit Sequence Timing Diagram

	1V8_AON	1V8_MAIN	NVVDD	PEXVDD	FBVDD
GC6 2.1	ON	OFF	OFF	OFF	ON
FGC6	ON	ON	OFF	ON	ON




Figure 6.11 FGC6 Block Diagram





























Figure 6.13 FGC6 Entry/Exit Timing Diagram

VRAM A

BIOCHART Mapping		VRAM A	
Chip	Pin	Chip	Pin
FB.A.E0C0	1	FB.A.E0C0	1
FB.A.E0C1	2	FB.A.E0C1	2
FB.A.E0C2	3	FB.A.E0C2	3
FB.A.E0C3	4	FB.A.E0C3	4
FB.A.E0C4	5	FB.A.E0C4	5
FB.A.E0C5	6	FB.A.E0C5	6
FB.A.E0C6	7	FB.A.E0C6	7
FB.A.E0C7	8	FB.A.E0C7	8
FB.A.E0C8	9	FB.A.E0C8	9
FB.A.E0C9	10	FB.A.E0C9	10
FB.A.E0CA	11	FB.A.E0CA	11
FB.A.E0CB	12	FB.A.E0CB	12
FB.A.E0CC	13	FB.A.E0CC	13
FB.A.E0CD	14	FB.A.E0CD	14
FB.A.E0CE	15	FB.A.E0CE	15
FB.A.E0CF	16	FB.A.E0CF	16
FB.A.E0D0	17	FB.A.E0D0	17
FB.A.E0D1	18	FB.A.E0D1	18
FB.A.E0D2	19	FB.A.E0D2	19
FB.A.E0D3	20	FB.A.E0D3	20
FB.A.E0D4	21	FB.A.E0D4	21
FB.A.E0D5	22	FB.A.E0D5	22
FB.A.E0D6	23	FB.A.E0D6	23
FB.A.E0D7	24	FB.A.E0D7	24
FB.A.E0D8	25	FB.A.E0D8	25
FB.A.E0D9	26	FB.A.E0D9	26
FB.A.E0DA	27	FB.A.E0DA	27
FB.A.E0DB	28	FB.A.E0DB	28
FB.A.E0DC	29	FB.A.E0DC	29
FB.A.E0DD	30	FB.A.E0DD	30
FB.A.E0DE	31	FB.A.E0DE	31
FB.A.E0DF	32	FB.A.E0DF	32
FB.A.E0E0	33	FB.A.E0E0	33
FB.A.E0E1	34	FB.A.E0E1	34
FB.A.E0E2	35	FB.A.E0E2	35
FB.A.E0E3	36	FB.A.E0E3	36
FB.A.E0E4	37	FB.A.E0E4	37
FB.A.E0E5	38	FB.A.E0E5	38
FB.A.E0E6	39	FB.A.E0E6	39
FB.A.E0E7	40	FB.A.E0E7	40
FB.A.E0E8	41	FB.A.E0E8	41
FB.A.E0E9	42	FB.A.E0E9	42
FB.A.E0EA	43	FB.A.E0EA	43
FB.A.E0EB	44	FB.A.E0EB	44
FB.A.E0EC	45	FB.A.E0EC	45
FB.A.E0ED	46	FB.A.E0ED	46
FB.A.E0EE	47	FB.A.E0EE	47
FB.A.E0EF	48	FB.A.E0EF	48
FB.A.E0F0	49	FB.A.E0F0	49
FB.A.E0F1	50	FB.A.E0F1	50
FB.A.E0F2	51	FB.A.E0F2	51
FB.A.E0F3	52	FB.A.E0F3	52
FB.A.E0F4	53	FB.A.E0F4	53
FB.A.E0F5	54	FB.A.E0F5	54
FB.A.E0F6	55	FB.A.E0F6	55
FB.A.E0F7	56	FB.A.E0F7	56
FB.A.E0F8	57	FB.A.E0F8	57
FB.A.E0F9	58	FB.A.E0F9	58
FB.A.E0FA	59	FB.A.E0FA	59
FB.A.E0FB	60	FB.A.E0FB	60
FB.A.E0FC	61	FB.A.E0FC	61
FB.A.E0FD	62	FB.A.E0FD	62
FB.A.E0FE	63	FB.A.E0FE	63
FB.A.E0FF	64	FB.A.E0FF	64




Change: 0.47uF
1. X5R --> X7R or X6S?

Security Classification	2020/7/31	Compel Sec.	2020/7/31	Rev	1.0
Issued Date	2020/7/31	Discontinued Date	2020/7/31	Title	
				GDDR6 A CH2	
				LA-J561P	
				Rev	
				1.0	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.

DATE: 2020/7/31
DRAWN: 39
CHECK: 39
TOTAL: 100


VRAM B



Security Classification	Compel Sec		Compel Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title GDDR6 B CH2
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHOWN PARTS ARE NOT TO BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT AUTHORITY OF THE FIELD TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS INFORMATION IS PROHIBITED. THIS SET OF DRAWINGS IS NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Size LA-15A1P	Rev 1.0
			Sheet	38 of 100


VRAM C

Course Code Mapping		yr/term
Lower 5-11		Upper 12-18
CHM101		CHM101
CHM101A & B		CHM101A & B
CHM_101	CHM101	CHM101
CHM_101A	CHM101	CHM101
CHM_101B	CHM101	CHM101
CHM_101C	CHM101	CHM101
CHM_101D	CHM101	CHM101
CHM_101E	CHM101	CHM101
CHM_101F	CHM101	CHM101
CHM_101G	CHM101	CHM101
CHM_101H	CHM101	CHM101
CHM_101I	CHM101	CHM101
CHM_101J	CHM101	CHM101
CHM_101K	CHM101	CHM101
CHM_101L	CHM101	CHM101
CHM_101M	CHM101	CHM101
CHM_101N	CHM101	CHM101
CHM_101O	CHM101	CHM101
CHM_101P	CHM101	CHM101
CHM_101Q	CHM101	CHM101
CHM_101R	CHM101	CHM101
CHM_101S	CHM101	CHM101
CHM_101T	CHM101	CHM101
CHM_101U	CHM101	CHM101
CHM_101V	CHM101	CHM101
CHM_101W	CHM101	CHM101
CHM_101X	CHM101	CHM101
CHM_101Y	CHM101	CHM101
CHM_101Z	CHM101	CHM101
CHM_101AA	CHM101	CHM101
CHM_101AB	CHM101	CHM101
CHM_101AC	CHM101	CHM101
CHM_101AD	CHM101	CHM101
CHM_101AE	CHM101	CHM101
CHM_101AF	CHM101	CHM101
CHM_101AG	CHM101	CHM101
CHM_101AH	CHM101	CHM101
CHM_101AI	CHM101	CHM101
CHM_101AJ	CHM101	CHM101
CHM_101AK	CHM101	CHM101
CHM_101AL	CHM101	CHM101
CHM_101AM	CHM101	CHM101
CHM_101AN	CHM101	CHM101
CHM_101AO	CHM101	CHM101
CHM_101AP	CHM101	CHM101
CHM_101AQ	CHM101	CHM101
CHM_101AR	CHM101	CHM101
CHM_101AS	CHM101	CHM101
CHM_101AT	CHM101	CHM101
CHM_101AU	CHM101	CHM101
CHM_101AV	CHM101	CHM101
CHM_101AW	CHM101	CHM101
CHM_101AX	CHM101	CHM101
CHM_101AY	CHM101	CHM101
CHM_101AZ	CHM101	CHM101
CHM_101BA	CHM101	CHM101
CHM_101BB	CHM101	CHM101
CHM_101BC	CHM101	CHM101
CHM_101BD	CHM101	CHM101
CHM_101BE	CHM101	CHM101
CHM_101BF	CHM101	CHM101
CHM_101BG	CHM101	CHM101
CHM_101BH	CHM101	CHM101
CHM_101BI	CHM101	CHM101
CHM_101BJ	CHM101	CHM101
CHM_101BK	CHM101	CHM101
CHM_101BL	CHM101	CHM101
CHM_101BM	CHM101	CHM101
CHM_101BN	CHM101	CHM101
CHM_101BO	CHM101	CHM101
CHM_101BP	CHM101	CHM101
CHM_101BQ	CHM101	CHM101
CHM_101BR	CHM101	CHM101
CHM_101BS	CHM101	CHM101
CHM_101BT	CHM101	CHM101
CHM_101BU	CHM101	CHM101
CHM_101BV	CHM101	CHM101
CHM_101BW	CHM101	CHM101
CHM_101BX	CHM101	CHM101
CHM_101BY	CHM101	CHM101
CHM_101BZ	CHM101	CHM101
CHM_101CA	CHM101	CHM101
CHM_101CB	CHM101	CHM101
CHM_101CC	CHM101	CHM101
CHM_101CD	CHM101	CHM101
CHM_101CE	CHM101	CHM101
CHM_101CF	CHM101	CHM101
CHM_101CG	CHM101	CHM101
CHM_101CH	CHM101	CHM101
CHM_101CI	CHM101	CHM101
CHM_101CJ	CHM101	CHM101
CHM_101CK	CHM101	CHM101
CHM_101CL	CHM101	CHM101
CHM_101CM	CHM101	CHM101
CHM_101CN	CHM101	CHM101
CHM_101CO	CHM101	




Security Classification	Compel Sec		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	
THIS SET OF ENGINEERING DRAWINGS IS THE PROPERTY PROPERTY OF COMPA ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE REPRODUCED FROM THE CUSTODY OF COMPA ELECTRONIC, INC. AND ANY INFORMATION DISCLOSED BY THIS SET MAY BE AFFECTED BY COMPA ELECTRONICS, INC. AND ITS AFFILIATES. ANY REPRODUCTION OR DISSEMINATION OF THIS INFORMATION WITHOUT THE WRITTEN CONSENT OF COMPA ELECTRONICS, INC. IS PROHIBITED.			Compel Electronics, Inc. GDDR6 C CH2 LA-1561P Date: 19/07/2020 Sheet: 37 of 10	

VRAM D (N18G1,N18G0 No Need)



Power Monitor(OVR-M)



OVR-M(OnSemi)




Table 13. Power Monitoring with OnSemi OVR-M

	Component Values				
GPU TGP	R954, 924	R977, R923	R950	R953, R952	C841, C836
150W+	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
115W to 130W	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
100W to 110W	649 Ω	221 Ω	243 kΩ	75 kΩ	1.0 nF
75W to 90W	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
70W or lower	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF

NV location	R954, R924	R977, R923	R950	R953, R952	C841, C836
Y740 location	RG225, RG226	RG222, RG228	RG242	RG259, RG227	CG341, CG342

Table 14. Power Monitoring with uPI OVR-M

	Component Values				
GPU TGP	R954, 924	R977, R923	R950	R953, R952	C841, C836
150W+	487 Ω	127 Ω	324 kΩ	75 kΩ	1.0 nF
115W to 130W	487 Ω	143 Ω	324 kΩ	75 kΩ	1.0 nF
100W to 110W	487 Ω	165 Ω	324 kΩ	75 kΩ	1.0 nF
75W to 90W	487 Ω	215 Ω	324 kΩ	75 kΩ	1.0 nF
70W or lower	487 Ω	357 Ω	324 kΩ	75 kΩ	1.0 nF

NV location	R954, R924	R977, R923	R950	R953, R952	C841, C836
Y740 location	RG225, RG226	RG222, RG228	RG242	RG259, RG227	CG341, CG342

uPI (X7678038L60)		
UG19	SA0000CEV00	S IC US5650PQKI WQFN 32P POWER MONITOR
RG225, RG226	SD000000EL80	S RES 1/16W 487 +1% 0402
RG222, RG228	SD0000000180	S RES 1/16W 215 +1% 0402
RG242	SD034324380	S RES 1/16W 324K +1% 0402

Reference ORB R997 ,R923






Figure 1. Power Monitoring with OVR-M


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	OVR-M	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-J561P	1.0
				Date:	Wednesday, February 26, 2020	Sheet

SMBus Block Diagram









LCD Power Circuit





Camera



EMI



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	eDP / Camera	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 1.0
				LA-J561P		
				Date:	Wednesday, February 26, 2020	Sheet 42 of 100




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI		
				Size	Document Number	Rev
				LA-J561P		
Date: Wednesday, February 26, 2020				Sheet	43	of 100

COMPAL Confidential_Lenovo review only


Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Size		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev		1.0	
				Date:		Wednesday, February 26, 2020	
				Sheet		44 of 100	

POWER




ALC3306




The AMP is 1.8V, so the VDD should be 1.8V.
DVDD >= DVDDIO




Audio Jack (close Audio codec)




place close audio codec




place close audio codec




EMI




Security Classification	Compal Secret Data	Document Number	Compal Electronics, Inc.
Issued Date	2020/7/31	Deciphered Date	2020/7/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LA-J561P	HD Audio Codec, ALC3268
Date	Wednesday, February 26, 2020	Sheet	45 of 100



Security Classification	2020/7/31	Compal Electronics, Inc.	2020/7/31	Title	Compal Electronics, Inc.
Issued Date	2020/7/31	Doc No	LA-J561P	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE DESIGNEE OF THE PRODUCT WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.					
Date: Wednesday, February 26, 2020					






For Vendor suggests the RC can provide the device side MUX tolerance enough to 3.3V DC level or not.
RUS19, RUS20, RUS21 and RUS22 = 200kohm.
CUS11, CUS12, CUS15 and CUS16 = 0.33uF.




Post-channel	less than 2inch		2inch to 4inch		up to 4inch	
Pre-channel						
For P13EQX1004/B1	TX	RX	TX	RX	TX	RX
under 7inch	EQA=68kohm to GND FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Pull low to GND	EQA=68kohm to GND FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Pull low to GND	EQA=68kohm to GND FGA=Floating	EQB=Floating FGB=Pull low to GND
7inch to 9inch	EQA=Floating FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Floating	EQA=Floating FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=Floating	EQA=Floating FGA=Floating	EQB=Floating FGB=Floating
up to 12inch	EQA=1kohm to VDD FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=1kohm to VDD	EQA=1kohm to VDD FGA=Pull low to 68kohm	EQB=68kohm to GND FGB=1kohm to VDD	EQA=1kohm to VDD FGA=Floating	EQB=Floating FGB=1kohm to VDD






For Power consumption Measurement











NGFF SSD1 (KEY M)




NGFF SSD2 (KEY M)





RJ-45 CONN.





EMI



EMI




EMI




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN RTL8111H/RTL8107E
Size	C	Document Number	LA-J561P	Rev 1.0
Date:	Wednesday, February 26, 2020	Sheet	50	of 100

THERMAL SENSOR For Smart Performance




REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


GPU Fan



CPU Fan



SSD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-J561P
				Date:	Wednesday, February 26, 2020
				Sheet	51 of 100

Bom Structure


Coffee Lake-H CPU SKU




Cannn Lake PCH HM370




PCB



VRAM 6G




VRAM 8G




X4E_15




U3 GEN2 re-driver



Touch Pad






Icon LED



Nvidia GPU SKU




Keyboard




SATA HDD



from PCH



For Power consumption Measurement



SATA HDD Conn.



Equalizer control and program for channel A.

Internally tied to VDD/2 (M status).

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Equalizer control and program for channel B.

Internally tied to VDD/2 (M status).

B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Programmable output de-emphasis level setting for channel A.

Internally tied to VDD/2 (M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Programmable output de-emphasis level setting for channel B.

Internally tied to VDD/2 (M status).


B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

De-emphasis width setting for channel A & B.




Internally tied to VDD/2 (M status).

DEW	DE pulse duration optimized for
M	SATA 6Gbp/s (default)
L	SATA 6Gbp/s
H	SATA 3Gbp/s


USB Charger from YOGA730 15



Down USB charger Iout ripple must under 20mA on DC S5




IO CONN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date	Wednesday, February 26, 2020
				Sheet	55 of 100

MB_USB3.1 Conn. (Port 2)




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	USB3 Port1/2 Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-J561P	1.0
				Date:	Wednesday, February 26, 2020	Sheet
						56 of 100


Titan Ridge SP - High Speed (CIO, USB and PCIe) Parts

Polarity Reversal is allowed on CIO/USB/DP domains.
Need to be configured on NVM.

In case of unused high speed interface,
please leave pins open. No need for termination.

TR DP Configuration:
CIO x2 ports may be used
PCIe x4 lanes may be used
DPSRC x8 lanes may be used
USB 3.1 may be used (for debug only)
DPSRC may be used





Main source: SC40000AT00
Footprint: ESD8011MUT5G_X3DFN2-2 (SC40000AR00 Footprint)

<57> TBT_A_TTX_C_DRX_P2

<57> TBT_A_TTX_C_DRX_N2

<57> TBT_A_TRX_C_DTX_P2

<57> TBT_A_TRX_C_DTX_N2

<57> TBT_A_TTX_C_DRX_P1

<57> TBT_A_TTX_C_DRX_N1

<57> TBT_A_TRX_C_DTX_P1

<57> TBT_A_TRX_C_DTX_N1

DT3 ESD@

PESD5V0H1BSF_SOD962-2-2

DT4 ESD@

PESD5V0H1BSF_SOD962-2-2

DT5 ESD@

PESD5V0H1BSF_SOD962-2-2

DT6 ESD@

PESD5V0H1BSF_SOD962-2-2

DT7 ESD@

PESD5V0H1BSF_SOD962-2-2

DT8 ESD@





PESD5V0H1BSF_SOD962-2-2

DT9 ESD@




PESD5V0H1BSF_SOD962-2-2

DT10 ESD@




PESD5V0H1BSF_SOD962-2-2








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	USE31 TypeC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-J561P
				Date:	Wednesday, February 26, 2020
				Sheet	61 of 100
				Rev	0.1




different from USB3.0 port's ESD




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	USB3.0 TypeC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date:	Wednesday, February 26, 2020	Sheet	62	of	100





1128 modify



Keyboard Backlight



Security Classification	Compal Secret Data					
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	KB LED IT8176	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-j561P	1.0
				Date:	Wednesday, February 26, 2020	Sheet 64 of 100



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC INTERFACE	
				Size	Document Number
				Date	Rev
				Wednesday, February 26, 2020	1.0
				Sheet	65 of 100

Note Color

Version change list (P.I.R. List)

FVT for HW

Item	Page	Modify List	Reason for change	Date
1	18	Add QH1 for ME_EN to HDA_SDOUT level shift	Add level shift for PCH and EC different power plan to solve audio device couldn't recognize	2019/09/06
2	57	Change RT15 and RT16 to 2.2K	Follow INTEL TBT SPEC	2019/09/06
3	41	UGV3 change part to SA00000H00	Follow GPU DDS function design	2019/09/10
4	47	RUS2, RUS4, RUS6, RUS8, RUS12, RUS14, RUS16, RUS18 change to 68K ohm	Follow vendor recommend to modify DC flat gain and EQ	2019/09/11
5	52	Change JDBG1 CONN to TWVM_FPC0510-06RP-TAGHA	For NPI test only	2019/09/11
6	42	Change EDP_I2CB_SCL and EDP_I2CB_SDA pull-up power from +3VS to +1V9_MAIN for reserved	For DDS panel design update from GPU vendor	2019/09/12
7	58	LT4 (SH00000MD00) change footprint to MAG_MND-04ABIR60M-XGL_2P	Follow DFB request for shift risk	2019/09/17
8	18	Add RH194 for reserved	For ME_EN reserved	2019/09/18
9	45	Change RA1.2 from +3VS to +1.8VS_DVDD_CODEC	Follow vendor recommend to change JHP1 PLUG_IN voltage divider +3VS to +1.8VS_DVDD_CODEC	2019/09/18
10	53	Add CLP12, CLP13, CLP14	For ME and RF request	2019/09/19
11	55	Add R84	For side USB charger PWR reserved	2019/09/23
12	56	Add R85 and change U46 EN signals to SYSON	For upper USB port S3 resume	2019/09/23
13	60	UPS1 pin28 and pin29 swap	For PS8812 SMBUS signals modify	2019/09/23
14	47	Change RUS4 and RUS8 to 1K ohm	Follow vendor recommend to modify DC flat gain and EQ	2019/09/24
15	42	Change EDP_I2CB_SCL and EDP_I2CB_SDA to pull-up +1.8VS	Follow Nvidia vendor recommend to modify	2019/09/26
16	60	Change QPS1A to QPS2	Update location	2019/09/26
17	41, 48	Change RV74 and R29 to pop	For DDS PWM function control from EC	2019/09/27
18	63	Add R86 and R87 to BOM control +3VS/+5VS	For Soucer ask to implement new UL module	2019/09/27
19	65	Change JUMP location name from JP3V1 to JP18V1	For naming update	2019/10/02
20	56	Add CT2 0402 8.2P capacitor	For RF reserved	2019/10/02
21	63	Remove R86 and R87	For UL module use +5V only	2019/10/02
22	63	RBL8 change 0402 to 0603 0 ohm	For LED power supply change	2019/10/02
23	63	R65, R70, R69 change to 0805 and resistance update	For vendor recommend to change	2019/10/02
24	17	Add RH195 0402 0 ohm	For debug reserved	2019/10/04
25	60	Remove QPL1 and change to UPS2 related circuit	For UPS1 1.2V power switch modify	2019/10/04

Note Color

Version change list (P.I.R. List)

SIT for HW

Item	Page	Modify List	Reason for change	Date
1	60	Add RPS32 and change CPS25 to 10uF	For PS8812 debug to modify and reserved	2019/10/21
2	57	Add RT230 pull up to +3.3V_TBT_SX, RT13 change to un-pop, RT15 change to un-pop and RT16 change to TBT@	For TBT RTD3 debug and updated	2019/10/24
3	34	Add CG623 and CG624 for reserved	For GPU 1.8V dual load switch reserved	2019/11/5
4	20	Change RH136 from 0603 to 0805	For PCH +1.8V_PRIM power	2019/11/6
5	18	Change RH66 to Pull down	Follow INTEL CML-H PCH-H design specification	2019/11/7
6	18	Change ME_EN related circuit	Follow previous project design	2019/11/7
7	17	Add RH196 PU to +3VS	Add SATA_LED net pull up circuit	2019/11/7
8	50	Change TL1 to SPOS0006P00	For thermal interference to change transformer type	2019/11/14
9	16, 19, 49, 52	Change PCH GPP_B3 connect to BT_ON & TP_INT connect to GPP_C15	Follow INTEL instruction to modify for BT native error recovery method issue	2019/11/14
10	48	Modify UID_SWF pull up to +5VALW	For MR sensor vendor recommend	2019/11/21
11	16	Change RH32 and RH33 to 100K pull up	Follow INTEL CML-H ESD REV1P0 to modify	2019/11/21
12	17, 19	Add RH197 and RH198 for HDMI_HPD_PCH	For BIOS request to reserved that connect to GPP_K19	2019/11/21
13	19	Add RH199 and RH200 for DDS strap	For BIOS request to add the DDS strap	2019/11/21
14	50	TL1 signals swap	For Layout Routing	2019/11/25
15	19	Add RH201 and RH202 for GPU_ID2 strap	For BIOS request to add the GPU_ID2	2019/11/25
16	49	RW23 change to PD	For CNVI check list modify	2019/11/25
17	18	Add QH5, RH203 and RH204 level shift circuit	For SMBUS level shift to separate +3VALW and +3VS	2019/11/26
18	49	RS2 and RS4 change to 0805	For SSD1 and SSD2 power source optimization	2019/11/26
19	20	RH115 change to 0603 reserved	For PCH internal 1.8V modify	2019/11/26
20	16	Change RC41~RC49 from 33 ohm to 56 ohm	For INTEL Design Guide update	2019/11/26
21	14, 21	Change UH1 footprint to CML-H_BGA_874P-T	Follow COMPAL ORB schematics	2019/11/26
22	15, 49	Change RH205, RH206, RWS, RW10 to 22ohm and RH30 to 20Kohm	Follow CNVI check list to update	2019/11/27
23	18	Remove QH5, RH203 and RH204 level shift circuit	Follow COMPAL ORB	2019/11/27
24	18	Change RH71 to 8.2K	Follow INTEL documents	2019/11/28
25	48	Change R24 to 33ohm	Follow INTEL documents	2019/11/28
26	63	Change JFINL1 and JFINR1 CONN to SP01002X400	Follow ME request to modify	2019/11/28
27	42, 53	Add CT3 and CV308	Follow RF request to add capacitors	2019/11/28
28	42	JEDP1 pin34 modify to +1.8VS	For solve +1.8VALW OVP issue and change DMIC power source	2019/12/3
29	61, 62	Add CT291-CT294	For solve TYPEIC issue	2019/12/4
30	48	Add R87	For EC Prochot pin issue	2019/12/4
31	50	Change RL14-RL17 from 0402 to 0603	For EMI request	2019/12/5
32	55	Change R65, R69, R70 to 0 ohm	For U lighting design modify	2019/12/5
33	59, 61, 62	Add C293-C296 and modify C291, C292, C129, C130 to 0603	For solve TYPEIC issue	2019/12/5
34	63	Change RH66, RH67 and RH71 to 3.9K	For customer request	2019/12/20
35	42	Change RH189 and RH190 to un-pop	For NV vendor recommend	2019/12/20

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Revision	
LA-J561P				Rev 1.0	
Date				Worksheet: February 26, 2020 Sheet 66 of 100	

Item	Page	Modify List	Reason for change	Date
1	63	Add RBL72 0603 0ohm	Add 0ohm to improve FIN lighting issue	2020/02/03
2	63	Delete QBL1, QBL3, RBL10, RBL12 and RBL14	Remove components for FIN lighting PWR	2020/02/03
3	63	Change R64, R68, R72 from 22ohm to 3ohm 0603 resistors	Fine tune for FIN lighting	2020/02/04
4	63	Remove RBL5	Fine tune for FIN lighting	2020/02/05
5	63	Delete R65,R69 and R70 0ohm to short RGB signals directly	Fine tune for U lighting	2020/02/06
6	64	Change KBID0/KBID1 to UBL1 pin5.pin6	Not support Keyboard Audio Lighting Mode	2020/02/12
7	63,64	Add Q7,Q8,Q9 to control FIN Lighting directly from UBL1 pin53.pin54.pin55	Follow LD request to modify it	2020/02/12
8	63	UBL2 modify the SPL_R_CONN, SPL_G_CONN, SPL_B_CONN to UBL1 SPL_R, SPL_G, SPL_B controlled by 3 pins.	Increase U lighting signals strength	2020/02/12
9	63	Add R88,R89,R90 and net name SPL_R_CONN, R, SPL_G_CONN, R, SPL_B_CONN, R	Increase FIN lighting signals strength	2020/02/20
10	64	Delete RBL70,RBL71 and QBL2	Not support Keyboard Audio Lighting Mode	2020/02/25
11	64	Change KBID0/KBID1 to UBL1 pin54.pin55	For KB function change back	2020/02/25
12	63	Delete Q7,Q8,Q9,R88,R89,R90 and change R64, R68, R72 to 0ohm	Fine tune for FIN lighting	2020/02/25

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	miniDP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	1.0
				LA-J561P			
				Date: Wednesday, February 26, 2020		Sheet	68 of 100

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Document Number	1.0
				Date:	Wednesday, February 26, 2020
				Sheet	69 of 100

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 70 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Document Number	1.0
				Date:	Wednesday, February 26, 2020
				Sheet	71 of 100

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	miniDP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	1.0
				LA-J561P			
				Date: Wednesday, February 26, 2020		Sheet	72 of 100

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 73 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 74 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 75 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 76 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 77 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 78 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 79 of 100	

COMPAL Confidential_Lenovo review only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		miniDP	
2020/7/31		2020/7/31		LA-J561P	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Rev 1.0	
Date: Wednesday, February 26, 2020				Sheet 80 of 100	



COMPAL Confidential - Lenovo review only

Y/S0 Power
Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number LA-J561P Rev 0.2
					Date: Wednesday, February 26, 2020 Sheet 81 of 100

****Design Notes****
 For 45 / 50W system, 351P/352P battery
 Maximum Charging current 3A
 Maximum Battery discharge power 55W
 #Register Setting
 1. D112 bit2 set 1 (default 0) to enable turbo boost function
 2. Disable turbo when AC only
 #Circuit Design
 1. ILLIM pull high voltage need base on 3/5V enable control
 2. Use 7X7 choke and 3X3 H/L side MOSFET
 Charge current: 3A
 Power loss: 1.79W (R/S=0.227W, L/S=1.273W, Choke=0.297W)
 Power density: 0.63 (33X16)
 #Protect function
 1. ACDV: VCC voltage > 24V
 2. Charger timeout: No communication within 175s (default)
 3. AOC: 3.33 X input current DAC setting (default: Disable)
 4. CHOCOP: based on charge current setting
 5. BATOV: 103-106V
 6. BATLOW: 2.6V
 7. TSBUT: 155C
 8. IFAULT HI: 750mV (default: Disable)
 9. IFAULT LOW: 230mV (default)

PNOW:
 BQ24780 need contact capacitor to GND
 BQ24780S need contact the pull down resistance (RSD)



Vin Detector		
	Min.	Typ
L→H	17.16V	17.63V
H→L	16.76V	17.22V
VILIM = 20 * IILIM * Rsr		
IILIM = 3.3 * 100 / (316 + 100) / 20 / 0.01		
= 3.966 A		

Module model information
 507111c V5.mdd for dual layer

Module model information


RT6575D_DMOS_single_V2.mdd
RT6575D_DMOS_dual_V2.mdd

(Common Part)
Choke 4.7uH SH00000YC00

$$RLIMIT = (LIMIT \times RDS(ON)) \times 8 / 10\mu A$$

POK need pull high at
will pull high on V_S
transfer circuit

Output capacitor ESR need follow
below equation to make sure feed back
loop stability
 $ESR = 20mV \times L \times f_{sw} / 2V$



$$OVP = V_{out} \times (117.5\% \sim 117.5\%)$$

$$OCP = V_{trip} / R_{ds(on)} \times I_{cs} \times 10\mu s / 2$$

$$V_{trip} = I_{cs}(\min) \times t_{cs} / 5 + 1mV$$

$$V_{cs} = I_{cs} \times v_{cs} \text{ should be in the range of } 0.2 \sim 2V$$

$$V_{out} = V_{FB} \times (1 + R_{top} / R_{bot})$$

$$V_{os} = \sqrt{SQU(V_{omax}) + L \times SQU(I) / C}$$

5.09V
FSW=300kHz
COP: 23.95A

$$V_{out1} = 2V \times (1 + 30.9k / 20k) = 5.09V$$

Security Classification	Compal Secret Data		Title	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2
Date: Wednesday, February 26, 2020				Sheet 84 of 100

Module model information

RT8207P_single_V3.mdd For Single layer
RT8207P_dual_V3.mdd For Dual layer

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A

Mode Level +0.675VSP VTTREF_1.35V
S5 L off off
S3 L off on
S0 H on on
Note: S3 - sleep ; S5 - power off

+19VB

+12.6VB_DDR

+1.2VP

+0.6VSP

+1.2VP

$V_{out} = 0.75V (1 + 6.04k/10k) = 1.203V$
OCP=12.8A

+3VALW

+5VALW

Down size

Down size

$V_{out} = 0.8V * (1 + R_{up}/R_{down})$

+5VALW

+5VALW

+2.5VP

+1.2VP

+1.2V


+0.6VSP

+0.6VS

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RT8207P	
Size	Document Number	Custom	Rev	0.2	
Date:	Wednesday, February 26, 2020	Sheet	85	of 100	


Module model information

SY8286_V2_single.mdd
SY8286_V2_dual.mdd




Module model information

SY8288_V2_single.mdd
SY8288_V2_dual.mdd




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SY8286
Size	Document Number	Rev	0.2	
Date: Wednesday, February 26, 2020	Sheet	86	of	100



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	APL5930
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.2
Date: Wednesday, February 26, 2020					Sheet 87 of 100

Module model information
NCP81205_H42_V6A.mdd for IC portion
NCP81205_H42_V6B.mdd for SW portion



SR	M2(45W)
VR	56A
ICMAX@VCCORE	68A
OC@VCCORE	75A
TDC@VGT	39A
ICMAX@VGT	54A
OC@VGT	61A
TDC@VCCSA	10A
ICMAX@VCCSA	11A
OC@VCCSA	16.5A
Fsw	600KHz
DCR	0.5mohm +/-7%







VCCSA:
H42: $I_{OCMAX}SA = 11A$ $R_{ICOMAX}SA = 34.8K \rightarrow PR109$
 $R_{ICOMAX}SA = I_{OCMAX}SA * 2V / 10uA / 64A$
H42: $I_{OUTSP}SA = 11A$ $R_{IOUTSP}SA = 19.6K \rightarrow PR102$
 $R_{IOUTSP} = 2V / (gm * (R_{th} + R_{CS}SP) + I_{OCMAX}SA * DCR / (R_{HSP} + R_{th} + R_{CS}SP))$
H42: $OCPSA = 16.5A$ $R_{LIMSP}SA = 8.45K \rightarrow PR101$
 $R_{LIMSP} = 1.3V / (gm * (R_{th} + R_{CS}SP) + I_{OUTLIMIT} * DCR / (R_{HSP} + R_{th} + R_{CS}SP))$
Load line@SA= 9.1m
 $R_{DRPS}SA = 1.4K \rightarrow PR95$
 $R_{DRPS} = Load\ line * (R_{HSP} + R_{th} + R_{CS}SP) / (gm * DCR) / (R_{th} + R_{CS}SP)$

CML-H82 (45W) baseline
IA: Max current=148A, loadline=1.1mohm,
GT: 0~1.52V, Max current=32A, loadline=2.7mohm
SA: 0~1.52V, Max current=11A, loadline=10.3mohm
OC@
IA: 168A
GT: 40A
SA: 16.5A
OVP
DAC=370mV


VCCGT:
H42: $I_{OUTGT} = 61A$ $R_{LIMGT} = 16.2K \rightarrow PR130$
 $R_{LIMGT} = I_{OUTGT} * Load\ line / 10$
H42: $I_{OUTGT} = 54A$ $R_{ICOMAX}2ph = 42.2K \rightarrow PR150$
 $R_{ICOMAX}2ph = (I_{OCMAX}2ph * 2V) / (10uA * 256A)$
H42: $I_{OUTGT} = 54A$ $R_{IOUTGT} = 24.9K \rightarrow PR126$
 $R_{IOUTGT} = 2 * R_{LIM} / (10 * I_{OUTICOMAX} + Load\ line)$
H42: Load line@GT= 2.65m $R_{HSPGT} = 75K \rightarrow PR139, PR141, PR144$
Load line= $(R_{CS2} + (R_{CS1} * R_{th} / (R_{CS1} + R_{th})) + I_{OUTTOTAL} * DCR / R_{HSP})$

VCCORE:
H42: $OC@VCCORE = 75A$ $R_{LIM}VCCORE = 13.7K \rightarrow PR129$
 $R_{LIM} = I_{OUTLIMIT} * Load\ line / 10$
H42: $I_{OCMAX}VCCORE = 68A$ $R_{ICOMAX}2ph = 52.3K \rightarrow PR154$
 $R_{ICOMAX}2ph = (I_{OCMAX}2ph * 2V) / (10uA * 256A)$
H42: $I_{OUTVCCORE} = 68A$ $R_{IOUTVCCORE} = 22.6K \rightarrow PR120$
 $R_{IOUTVCCORE} = 2 * R_{LIM} / (10 * I_{OUTICOMAX} + Load\ line)$
H42: Load line@VCCORE= 1.8m $R_{HSPVCCORE} = 113K \rightarrow PR135, PR137, PR140$
Load line= $(R_{CS2} + (R_{CS1} * R_{th} / (R_{CS1} + R_{th})) + I_{OUTTOTAL} * DCR / R_{HSP})$

NCP81205 Operating Frequency $f_{osc} = 97.6K$
I/A, GT and SA are 600KHz



VCCSA
Load line -10.3 mV/A
FSW=600kHz
DCR = 6.2 mohm +/- 5%
Q1 Rds(on) : 12.4mohm , 15.8mohm
Q2 Rds(on) : 9.1mohm , 11.6mohm
OCP current 16.5A



Must review KBL SA rating.

VCC_CORE Place on CPU Back Side @ V09
220_0603 *23 pcs+ 1U_0201*30 pcs
SIT (V730, V740)
220_0603 *12 pcs+ 1U_0201*48 pcs
VCC_SA Place on CPU Back Side @ V09
220_0603 * 16 pcs +1U_0201* 20pcs

+VCCORE
V750
220_0603 *19 pcs+ 1U_0201*48 pcs
10U_0402 * 42 pcs


+VCCGT






+VCCSA
VCC_SA Place on CPU Back Side @ V09
220_0603 *7pcs +1U_0201* 3pcs

Security Classification		Compal Secret Data		Tm	
Issued Date	2020/7/31	Disphored Date	2020/7/31	Documen Number	PWR-PROCESSOR DECOUPLING
THIS SHEET OF INFORMATION CONTAINS THE TRADE SECRET INFORMATION OF COMPAL ELECTRONICS, INC. AND ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS PROHIBITED.					
Version: 1.0, 2020.07.31					


Config	
Vmin	0.3
Vmax	1.3
Vboot	0.8
R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	309
C	4.7n








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PWR-NVDD2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.2
Date: Wednesday, February 26, 2020					Sheet 83 of 100




Place under GPU





N18E-G3
+NVDD
220U_0603_6.3V6M
2
1

N18E-G2
+NVDD
470U_0603_6.3V6M
2
1

Reserve
N17E-G3
+NVDD
470U_0603_6.3V6M
2
1






Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2020/7/31	Deciphered Date		2020/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						VRAM Power		
						Size	Document Number	Rev
						Date:	Wednesday, February 26, 2020	Sheet 96 of 100

Module model information

SY8288_V2_single.mdd
SY8288_V2_dual.mdd





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PWR 1.0V DGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	0.2	Date	Wednesday, February 26, 2020
Sheet	97	of	100		

Module model information

RT9297_V1.mdd

Must check PL501 and PD501 rating
for your application.

Add a switch circuit to turn off the +12V_VIN if need.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PWR- 12V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
				Date: Wednesday, February 26, 2020	Rev 0.2
				Sheet 98	of 100

Version change list (P.I.R. List)

Page 1 of 1 for
PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	2512 size is X1 code	92	PR1301 & PR1302 From 0.005_2512_1% change to 0.005_1206_1%	9/25	SIV
2	Refresh GPU, VRAM Voltage change	95	Add BOM Structure GPUR@ (PRW119 = 11.8k , PRW124 = 20k , PRW125 = 180k)	9/25	SIV
3	Sourcer suggest	91	PCV1 From SE068221J80 (220P 25V J NPO 0402) change to SE082221J80 (220P 50V J NPO 0402) PC303 From SE025102J80 (1000P 50V J X7R 0603) change to SE025102K80 (1000P 50V K X7R 0603)	9/27	SIV
4	EMI suggest		PL501 , PLZ1 , PLZ2 , PL203 & PL204 From SM01000U600 (5A_Z80_0805_2P) change to SM01000EJ00 (HCB2012KF-221T30_2P) Add PLZ3 & PL206 (SM01000EJ00, HCB2012KF-221T30_2P) Add PCZ112 , PC333 , PC334 , PC335(SE074471K80 ,470P_0402_50V7K) Change PR316 from 0 ohm to 2.2_0603_5% Mount PC306.(SE074152K80 1500P_0402_50V7K) PJ701 change to PL701 (SM01000EJ00, HCB2012KF-221T30_2P) Add PR209 , PC210(0.01U_0402_50V7K)	9/27	SIV
5	RTCVTT change, For CML	82	PR206 change to 0_0603_5% , Unmount PR209	9/27	SIV
6	CPU Test result	88	Change PR136 from 165K_0402 to 143K_0402 , Change PR139 from 78.7K_0402 to 90.9K_0402	10/14	SIV
7	Auto PSI function	91	Change PRV88 from 10K_0402 to 24.9K_0402 , Change PRV89 from 10K_0402 to 13.3K_0402	10/14	SIV
8	DCR sense fine tuning	95	Change PRW102, PRW110 from 2.26K_0402 to 2.7K_0402	10/14	SIV
9	Uniform size	96	Change PR9812,PR9813 from 0_0401 to 0_0402_5%	11/29	SIT
10	RF suggest	84,85,98	Add PC1211 , PC421 & PC527 , (10P_0402_50V8J)	11/29	SIT
11	CPU Test result , Part count reduce	90	Unmount PC900,PC902,PC930	12/03	SIT
12	For CPU PRPCHOT issue	83	Unmount PR351, PC318	12/04	SIT
13	Part count reduce	83,88,90,95,98	PR90 , PR94 , PR107 , PR111 , PR114 , PR117 , PRV1 , PRV7 , PRV9 , PRV11 , PRV13 , PRV17 PRW114 , PRW135 , PRW131 , PRW135 , PRW140 , PR1209 , PR1210 , PR348 , PR 349 From 0_0402_5% change to R-short.	2020/01/17	SVT
14	Part count reduce	95, 96	PR9812, PR9813, PRW79, PRW100, PRW95, PRW99, PRW117, PRW118, PRW123, PR208, PR412 ,PR413, PR701, PR715 , PR1807 , PR1502 From 0_0402_5% change to R-short.	2020/01/20	SVT
15	Part count reduce		PR103,PR322,PR352,PR354,PR414,PRV28,PRW105,PRW136,PRW141,PR1255,PR317 From 0_0402_5% change to R-short.	2020/02/25	SVT
16	Cost Down	83	Unmount PQ314 , PQ315 ,PR338	2020/02/25	SVT
16	For ACS5 ID pin issue	82	Unmount PR207 , Mount PR211	2020/02/26	SVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/7/31	Deciphered Date	2020/7/31	Title	PWR-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J561P
Date: Wednesday, February 26, 2020				Sheet	99 of 100
				Rev	0.2

COMPAL Confidential_Lenovo review only

Title			
PWR-Reserve			
Size	Document Number		Rev
A	LA-J561P		0.2
Date:	Wednesday, February 26, 2020	Sheet	100 of 100